



Digital Thermal Sensors and the DTS based Thermal Specification for the Intel® Core™ i7 Processor (Bloomfield)



Benson Inkley
Intel® Microarchitecture
(Larrabee) Technical Marketing


TPWS002

Agenda

- **Digital Thermal Sensors**
- **Intel Processor Temperatures**
- **Thermal Specification Review**
- **Intel® Core™ i7 processor DTS Thermal Specifications**


Digital Thermal Sensors (DTS)

- Intel processors contain a Digital Thermal Sensor
 - Converts analog signal to digital value
 - Reports temperatures as a relative offset from 0
 - When DTS = 0, PROCHOT# is activated
- Data stored in an internal register and PECI averaging register
 - Internal registers are software visible
 - PECI is bi-directional single pin interface to processor registers




Dual-Core DTS Implementation

- Multiple DTS sensors per processor die
- Software only has access to the core temperature register
- PECI monitors all sensors and selects the highest temperature
 - Temperature is a rolling average of previous high temperatures
 - T_{CONTROL} specifications are relative to the PECI temperature




Quad-Core DTS Implementations

- Dual die quad-core processors have 2 PECI domains
 - Fan speed control must use PECI to access DTS on both die
 - Hottest die is used to determine fan speed
- Monolithic quad-core processor has only one PECI domain





Intel® Core™ i7 Processor






DTS Range

- DTS circuit is designed for a reasonable operating range
 - DTS may 'bottom out' when temperatures are ~ 20 C below T_{control}
 - Lower limit depends on characteristics of each DTS




Sensor Calibration

- Each device is individually calibrated
 - Normal factory variation influences the accuracy
 - PROCHOT# trip temperature will vary from part to part
- DTS calibration point adjusted higher than target T_{JUNCTION}
 - Minimizes potential for PROCHOT# activation below T_{CASEMAX}
 - Influences reported DTS temperature at T_{CASEMAX}
- This is one reason why DTS cannot be used to predict T_{CASE}




DTS Slope

- 1 °C change in temperature may not cause DTS to change by 1
 - Slope error overshadows calibration error at lower temperatures
 - 2nd reason why DTS cannot be used to predict T_{CASE}
- Accuracy works well for intended uses
 - Fan speed control
 - Thermal solution failure detection



DTS Enhancements

- Nehalem has improved the Digital Thermal Sensor circuit
 - Expanded temperature range - unlikely to 'bottom out'
 - Calibration accuracy is improved
 - Slope error is reduced
- Future processors may report temperatures in °C



T_j For Mobile Processors

- Mobile Datasheet specifies T_j: 85, 100, 105 °C, etc.
- Which T_j to use is determined by Bit X in Register Y
- This mechanism does not apply to Desktop or Server processors
 - Bit X in Register Y for these processors is undefined
 - It may be 0 or might be 1
 - Depends on the design of that particular product family
- Applications that use this mechanism will report invalid temperature data

Temperature Utility Update

The screenshot displays three windows from a Windows XP desktop:

- EVEREST Ultimate Edition [TRIAL VERSION]**: Shows sensor properties and temperatures. The CPU #1 / Core #1 temperature is highlighted with a red circle at 48 °C (118 °F).
- Core Temp 0.99.1**: Shows processor information and CPU #0 temperature readings. The Tj. Max: 105°C is highlighted with a red circle.
- Real Temp 2.70**: Shows core temperatures for Intel Extreme QX9650. The top row of temperatures (38, 33, 29, 36) is highlighted with a red circle.

- Most temperature reporting utilities have been updated with 45nm desktop T_j information from San Francisco IDF
- 65nm and Xeon® processor information available today

Agenda

- Digital Temperature Sensors
- Intel Processor Temperatures
- Thermal Specification Review
- Intel® Core™ i7 processor DTS Thermal Specifications

Processor T_{JUNCTION} Targets

- The values listed for T_j Target are not specifications
- Remember, as described earlier, in most cases the DTS calibration point will be higher than the T_j Target values
- Intel reserves the right to change the T_j targets at any time without notice
- If T_j targets change, Intel will provide an appropriate update
- Thermal solutions must be designed to meet the Thermal Profile as defined in the processor Datasheet

T_j For 45nm Desktop Processors

45nm Desktop Dual-Core Processors

- | | <u>Target T_j</u> |
|------------------------------------------------------|-----------------------------|
| • Intel® Core™2 Duo processor E8000 and E7000 series | 100 °C |

45 nm Desktop Quad-Core Processors

- | | |
|-------------------------------------------------------|--------|
| • Intel® Core™2 Quad processor Q9000 and Q8000 series | 100 °C |
| • Intel® Core™2 Extreme processor QX9650 | 95 °C |
| • Intel® Core™2 Extreme processor QX9770/9775 | 85 °C |

T_j For 65nm Desktop Processors

corrected on Nov 18

65nm Desktop Dual-Core Processors

Stepping: B2 G0

- Intel® Core™2 Duo processor E6000/E4000 series 80 90 °C
- Intel® Core™2 Extreme processor X6800 80 90 °C

65 nm Desktop Quad-Core Processors

- Intel® Core™2 Quad processor Q6000 series 90 90 °C
- Intel® Core™2 Extreme processor QX6000 series 90 90 °C
- Intel® Core™2 Extreme processor QX68XX 80 80 °C

65 nm Intel® Celeron® Processors

Stepping: L2 M0

- E1000 series 75 85 °C

- T_j increased on G0 stepping to enable lower cost heatsinks or quieter systems (slower fan speed)

Intel® Xeon® Processors

- Intel Xeon processors are available for many applications
 - Tele-communications: switches, mobile phone infrastructure
 - High performance computing: molecular research, rendering
 - Transaction processing: banking systems, airline reservations
 - File sharing: corporate email, web based social networking
 - Many others
- Each of these have different environmental requirements
- Intel provides many versions of Xeon processors to meet the needs of each market segment
- As a result, there are many more Tj numbers for Xeon processors than there are for desktop processors
 - It may not be possible to use software to identify exactly which device is installed in the system
 - Consequently, software may not be able to determine the appropriate Tj for each part

45nm Intel® Xeon® Processors 7400

45nm Intel® Xeon® Processors 6-Core

- Intel Xeon processors X7460
- Intel Xeon processors E7450
- Intel Xeon processors L7455

Target T_j

85 °C
85 °C
85 °C

45nm Intel® Xeon® Processors Quad-Core

- E7440, E7430, E7420 Series
- Intel Xeon processors L7445

90 °C
80 °C

65nm Intel® Xeon® Processors 7000

65nm Intel® Xeon® Processors Quad-Core

- X7350
- E7340, E7330, E7320, E7310
- L7345

Target T_j

90 °C
80 °C
80 °C

65nm Intel® Xeon® Processors Dual-Core

- E7220, E7210
- 7100 series

80 °C
100 °C

45nm Intel® Xeon® Processors 5400

45nm Intel® Xeon® Processors Quad-Core

Target T_j

- X5492, X5482, X5472, X5470, X5460, X5450

85 °C

- E5472, E5462, E5450/40/30/20/10/05

85 °C

- L5408

95 °C

- L5430, L5420, L5410

70 °C

45nm Intel® Xeon® Processors 5200

45nm Intel® Xeon® Processors Dual-Core

- X5282, X5272, X5270, X5260

Target T_j

90 °C

- E5240, E5220, E5205

90 °C

- E5205, E5220

70 °C

- L5240

70 °C

- L5238, L5215

95 °C

65nm Intel® Xeon® Processors 5000

65nm Intel® Xeon® Processors Quad-Core

- Intel Xeon processors X5000
- Intel Xeon processors X5000
- Intel Xeon processors E5000
- Intel Xeon processors L5000
- L5318

Target T_j

- 95 °C
- 90 °C
- 80 °C
- 70 °C
- 95 °C

65nm Intel® Xeon® Processors Dual-Core

Stepping: B2 G0

- 5080, 5063, 5060, 5050, 5030
- 5160, 5150, 5148, 5140, 5130, 5120, 5110
- L5138

- 80 90 °C
- 80 °C
- 100 °C

45nm Intel® Xeon® Processors 3000

45nm Intel® Xeon® Processors Quad-Core

- X3370/60/50/30/20
- L3360

Target T_j

95 °C

90 °C

45nm Intel® Xeon® Processors Dual-Core

- E3120, E3113, E3110
- L3110

95 °C

95 °C

45nm Intel® Xeon® Processors Single-Core

- L3014

95 °C

65nm Intel® Xeon® Processors 3000

65nm Intel® Xeon® Processors Quad-Core

- XEE
- XE
- X3230, X3220, X3210

Target T_j

80 °C
90 °C
90 °C

65nm Intel® Xeon® Processors Dual-Core

- 3085, 3075, 3070, 3065, 3060/50/40

Stepping:

B2 G0

80 90 °C

Intel® Core™ i7 Processor T_j Target


- Software visible register contains the target T_j
 - A new feature in the Intel® Core™ i7 processor is a software readable field in the IA32_TEMPERATURE_TARGET register that contains the minimum temperature at which PROCHOT# will be asserted. The PROCHOT# activation temperature is calibrated on a part-by-part basis and normal factory variation may result in the actual activation temperature being higher than the value listed in the register. PROCHOT# activation temperatures may change based on processor stepping, frequency or manufacturing efficiencies.
- IA32_TEMPERATURE_TARGET register
 - MSR 1A2h Bits [23:16]
 - Data format is decimal degrees C

Agenda

- Digital Temperature Sensors
- Intel® Core™2 Duo and Quad Processor Temperatures
- Thermal Specification Review
- Intel® Core™ i7 processor DTS Thermal Specifications


Existing Thermal Profile Review

- Thermal Profile specifies relationship between T_{CASE} and Power
- $T_{CONTROL}$ defines the DTS temperature for fan speed control
- Temperature specification uses both T_{CASE} and DTS




T_{CASE} When $DTS > T_{CONTROL}$

- Thermal spec transitions from DTS to T_{CASE} when $DTS > T_{CONTROL}$
- T_{CASE} will be \leq to Thermal Profile spec when $DTS \geq T_{CONTROL}$
 - Parts may be over cooled
 - Result of calibration errors, ambient temperature, other variables
- Fan RPM could be reduced if Power and T_{CASE} could be measured



How To Always Run At $T_{CASEMAX}$?

- System acoustics could be reduced if T_{CASE} could always be right on the Thermal Profile
- No practical way to measure T_{CASE} in high volume systems
- A real time feedback mechanism is needed




Agenda

- Digital Temperature Sensors
- Intel® Core™2 Duo and Quad Processor Temperatures
- Thermal Specification Review
- Intel® Core™ i7 processor DTS Thermal Specifications

DTS Based Thermal Profile

- Thermal spec will be written to use only the DTS
- No transition to T_{CASE} when DTS is higher than $T_{CONTROL}$
- The Ψ_{CA} and $T_{AMBIENT}$ necessary to run at the optimal acoustic point will be specified




DTS Based Thermal Profile

- Intel® Core™ i7 processor specifications
- Ψ_{CA} is defined for each value of DTS between Tcontrol and -1
 - Ψ_{CA} decreases linearly with increasing DTS
 - Fan control makes appropriate RPM adjustments
- When DTS < Tcontrol, fans are at min RPM
- Customer has choice of fan control scheme
 - Previous generation fan control still works
 - Meets spec, but does not take advantage of acoustic opportunity
- Further details will be available in the *Thermal and Mechanical Design Guide*


Tambient	Ψ_{ca} at DTS = Tcontrol	Ψ_{ca} at DTS = -1
43.2	0.190	0.190
42	0.206	0.199
41	0.219	0.207
40	0.232	0.215
39	0.245	0.222
38	0.258	0.230
.	.	.
.	.	.
.	.	.
.	.	.
.	.	.
24	0.440	0.338
23	0.453	0.345
22	0.466	0.353
21	0.479	0.361
20	0.492	0.368
19	0.505	0.376
18	0.518	0.384

Acoustic Benefit of DTS Specification

- DTS spec enables ~ 1.0 BA of acoustic benefit vs. Tcase spec



Ψ_{CA} and Acoustics vs. Fan RPM for Intel enabled thermal solution



Acoustic noise comparison between Tcase and DTS Thermal Specifications for Intel enabled thermal solution

Summary

- Proper use of DTS can provide valuable thermal information about a processor
- Use the correct T_j values when converting from DTS value to $^{\circ}\text{C}$
- New sensor based thermal specification for Intel[®] Core[™] i7 processor enables acoustically optimized systems

Additional sources of information on this topic:

Sessions Following:

TPWS003 Platform Power Improvements for the Intel® 4 Series Express Chipsets with Intel® Desktop Processors – 15:40 – 16:30

TPWS004 Designing Devices using the New Power Management Bus Extensions – 16:40 – 17:30

Join the chalk talk:

TPWC001 Chalk Talk: Managing Energy and Thermal Efficiency to Maximize Productivity – In this room at 17:30 – 18:00

Session Presentations - PDFs

The PDF for this Session presentation is available from our IDF Content Catalog at the end of the day at:

<https://www.apacidf.com/idf/twn/fall2008/training/tracks.htm>

Or

<https://intel.com/idf>
Content Catalog under IDF Taiwan conference resources

**Please fill out the
Session Evaluation Form
and put your luck draw coupon to
win the prize
at the end of track**

**Thank You for your input, we use it
to improve future Intel Developer
Forum events**

Q&A

Legal Disclaimer

- **INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.**
- Intel may make changes to specifications and product descriptions at any time, without notice.
- All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.
- Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.
- Code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user
- Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance.
- Intel, Xeon, Core and the Intel logo are trademarks of Intel Corporation in the United States and other countries.
- *Other names and brands may be claimed as the property of others.
- Copyright © 2008 Intel Corporation.

Risk Factors

This presentation contains forward-looking statements that involve a number of risks and uncertainties. These statements do not reflect the potential impact of any mergers, acquisitions, divestitures, investments or other similar transactions that may be completed in the future. The information presented is accurate only as of today's date and will not be updated. In addition to any factors discussed in the presentation, the important factors that could cause actual results to differ materially include the following: Demand could be different from Intel's expectations due to factors including changes in business and economic conditions, including conditions in the credit market that could affect consumer confidence; customer acceptance of Intel's and competitors' products; changes in customer order patterns, including order cancellations; and changes in the level of inventory at customers. Intel's results could be affected by the timing of closing of acquisitions and divestitures. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of new Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel's response to such actions; Intel's ability to respond quickly to technological developments and to incorporate new features into its products; and the availability of sufficient supply of components from suppliers to meet demand. The gross margin percentage could vary significantly from expectations based on changes in revenue levels; product mix and pricing; capacity utilization; variations in inventory valuation, including variations related to the timing of qualifying products for sale; excess or obsolete inventory; manufacturing yields; changes in unit costs; impairments of long-lived assets, including manufacturing, assembly/test and intangible assets; and the timing and execution of the manufacturing ramp and associated costs, including start-up costs. Expenses, particularly certain marketing and compensation expenses, vary depending on the level of demand for Intel's products, the level of revenue and profits, and impairments of long-lived assets. Intel is in the midst of a structure and efficiency program that is resulting in several actions that could have an impact on expected expense levels and gross margin. Intel's results could be impacted by adverse economic, social, political and physical/infrastructure conditions in the countries in which Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. A detailed discussion of these and other factors that could affect Intel's results is included in Intel's SEC filings, including the report on Form 10-Q for the quarter ended June 28, 2008.