![]() |
Processor Family |
Model Name |
Intel Pentium II Klamath |
---|---|---|
|
||
Performance Rating |
300 MHz |
|
Front-side Bus Speed |
66 MHz |
|
Multiplier Ratio |
4.5× |
|
Physical Design |
Interface Packing |
242-Pin Slot 1 Cartridge |
Core Voltage |
2.8 volts |
|
Power Consumption |
28 watts |
|
Maximum Power |
43.0 watts |
![]() |
![]() |
Pentium II Klamath |
Model Rating |
300 MHz |
---|---|---|
|
||
Overclocking Potential |
Multiplier Lock Support |
Potentially Unlocked Multiplier |
Typical Multiplier O/C |
Up to 4.5× |
|
Typical Front-side Bus O/C |
Up to 75 MHz |
|
Typical O/C Potential |
333 – 350 MHz |
|
Maximum O/C Potential |
350 MHz |
|
Overclocking Tolerances |
Recommended Cooling Type |
Forced-Air Heatsink |
Recommended Heatsink Coolers |
Globalwin VEK 16 |
|
Vantec PIID-4535H |
||
Recommended Peltier Active Cooler |
STEP-UP-53X2 |
|
Maximum Core Voltage |
3.0 volts with Heatsink Cooler |
|
Maximum I/O Voltage |
3.5 volts with Chipset Cooler |
|
Maximum Core Temperature |
75° Celsius |
![]() |
The Pentium II 300 MHz offers moderate overclocking potential for those lucky enough to possess a model that is not multiplier locked. Reports have varied over the years since this Klamath model was introduced, but it appears that some units did ship with multiplier-locked cores. Overclocking potential for locked Klamath 300-MHz processors will be limited; increasing the front-side bus beyond 75 MHz is nearly impossible. A front-side bus speed of 83 MHz will result in a core rate of approximately 374 MHz (83 MHz □ 4.5), a speed often beyond the capability of the .28-micron Klamath core.
Owners of unlocked Pentium II Klamath 300 processors may benefit if an 83 MHz front-side bus speed is supported by the system's motherboard. Increasing the front-side bus rate to 83 MHz, while decreasing the processor multiplier value to 4.0×, often yields a stable 333 MHz. The increase in frontside bus speed will boost performance significantly: memory and PCI bus rates will also be overclocked. The half-speed Level 2 cache architecture of the P2 limits bandwidth between the processor and memory subsystems. Therefore, additional bandwidth obtained by overclocking the front-side bus can greatly improve memory performance.